Share your thoughts, 1 month free Claude Pro on usSee more
WorkDL logo mark

Verilog Syntax Generation on MFD Benchmark 10

100Pass@1

Codestral

-4235077Feb 22, 2026
Updated 3mo ago

Evaluation Results

MethodLinks
2026.02
100
2026.02
60
2026.02
60
2026.02
60
2026.02
0