Share your thoughts, 1 month free Claude Pro on us
See more
Home
/
Benchmarks
Verilog Syntax Generation on MFD Benchmark 6
Loading...
100
Pass@1
Codestral
79.2
84.6
90
95.4
Feb 22, 2026
Pass@1
Updated 3mo ago
Evaluation Results
Method
Method
Links
Pass@1
Codestral
Prompting Protocol=RAG...
2026.02
100
Llama3
Prompting Protocol=RAG...
2026.02
100
Qwen2
Prompting Protocol=RAG...
2026.02
100
DeepDeek-R1
Prompting Protocol=RAG...
2026.02
100
CodeLlama
Prompting Protocol=RAG...
2026.02
80
Feedback
Search any
task
Search any
task